DB, DW, OR N PACKAGE (TOP VIEW)

SLLS206C - MAY 1995 - REVISED JULY 1998

•	Single Chip With Easy Interface Between
	UART and Serial-Port Connector of IBM™
	PC/AT™ and Compatibles

- Meets or Exceeds the Requirements of ANSI Standard TIA/EIA-232-F and ITU Recommendation V.28
- Designed to Support Data Rates up to 120 kbit/s
- Pinout Compatible With SN75C185 and SN75185
- ESD Protection to 2 kV on Bus Terminals
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB) Packages, and DIPs (N)

	•		
v _{dd} [20] v _{cc}
RA1 [2	19] RY1
RA2 🛛	3	18] RY2
RA3 [4	17] RY3
DY1 [5	16] DA1
DY2 [6	15] DA2
RA4 [7	14] RY4
DY3 [8	13] DA3
RA5 [9	12] RY5
v _{ss} [10	11] GND

description

The GD75232 combines three drivers and five receivers from TI[™] trade-standard SN75188 and SN75189 bipolar quadruple drivers and receivers, respectively. The pinout matches the flow-through design of the SN75C185 to decrease the part count, reduce the board space required, and allow easy interconnection of the UART and serial-port connector of an IBM[™] PC/AT[™] and compatibles. The bipolar circuits and processing of the GD75232 provide a rugged, low-cost solution for this function at the expense of quiescent power and external passive components relative to the SN75C185.

The GD75232 complies with the requirements of the TIA/EIA-232-F and ITU (formerly CCITT) V.28 standards. These standards are for data interchange between a host computer and a peripheral at signaling rates up to 20 kbit/s. The switching speeds of the GD75232 are fast enough to support rates up to 120 kbit/s with lower capacitive loads (shorter cables). Interoperability at the higher signaling rates cannot be expected unless the designer has design control of the cable and the interface circuits at both ends. For interoperability at signaling rates up to 120 kbit/s, use of ANSI TIA/EIA-423-B (ITU V.10) and TIA/EIA-422-B (ITU V.11) standards is recommended.

The GD75232 is characterized for operation over the temperature range of 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TI is a trademark of Texas Instruments Incorporated. IBM and PC/AT are trademarks of International Business Machines Corporation.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated


SLLS206C - MAY 1995 - REVISED JULY 1998

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



schematic (each driver)




Resistor values shown are nominal.



SLLS206C - MAY 1995 - REVISED JULY 1998

schematic (each receiver)



Resistor values shown are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)	
Supply voltage, V _{SS} (see Note 1)	
Input voltage range, V _I : Driver	\ldots -15 V to 7 V
Receiver	-30 V to 30 V
Driver output voltage range, VO	
Receiver low-level output current, IOL	
Package thermal impedance, θ_{JA} (see Note 2): [PB package 115°C/W
Γ	W package 97°C/W
١	I package 67°C/W
Storage temperature range, T _{stg}	−65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case t	or 10 seconds 260°C

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to the network ground terminal.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, VDD		7.5	9	15	V
Supply voltage, V _{SS}		-7.5	-9	-15	V
Supply voltage, V _{CC}		4.5	5	5.5	V
High-level input voltage, VIH (dr	ver only)	1.9			V
Low-level input voltage, VIL (driv	ver only)	0.8		V	
	Driver			-6	mA
High-level output current, IOH	Receiver			-0.5	
	Driver			6	A
Low-level output current, IOL	Receiver			16	mA
Operating free-air temperature,	ГА	0		70	°C

supply currents over recommended operating free-air temperature range

	PARAMETER		TEST CONDI	TIONS		MIN	MAX	UNIT
				V _{DD} = 9 V,	$V_{SS} = -9 V$		15	
		All inputs at 1.9 V,	No load	V _{DD} = 12 V,	$V_{SS} = -12 V$		19	mA
	Supply current from V _{DD}			V _{DD} = 15 V,	$V_{SS} = -15 V$		25	
^I DD		All inputs at 0.8 V,		V _{DD} = 9 V,	$V_{SS} = -9 V$		4.5	
			No load	V _{DD} = 12 V,	$V_{SS} = -12 V$		5.5	mA
				V _{DD} = 15 V,	$V_{SS} = -15 V$		9	
		All inputs at 1.9 V,	No load	V _{DD} = 9 V,	$V_{SS} = -9 V$		-15	
				V _{DD} = 12 V,	$V_{SS} = -12 V$		-19	mA
	Supply current from V_{SS}			V _{DD} = 15 V,	$V_{SS} = -15 V$		-25	
Iss			No load	V _{DD} = 9 V,	$V_{SS} = -9 V$		-3.2	
		All inputs at 0.8 V,		V _{DD} = 12 V,	$V_{SS} = -12 V$		-3.2	mA
				V _{DD} = 15 V,	$V_{SS} = -15 V$		-3.2	
ICC	Supply current from V _{CC}	V _{CC} = 5 V,	All inputs at 5,	No	load		30	mA



DRIVER SECTION

electrical characteristics over recommended operating free-air temperature range, V_{DD} = 9 V, V_{SS} = -9 V, V_{CC} = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
∨он	High-level output voltage	V _{IL} = 0.8 V,	$R_L = 3 k\Omega$,	See Figure 1	6	7.5		V
VOL	Low-level output voltage (see Note 3)	V _{IH} = 1.9 V,	$R_L = 3 k\Omega$,	See Figure 1		-7.5	-6	V
Ιн	High-level input current	V _I = 5 V,	See Figure 2				10	μΑ
IIL	Low-level input current	$V_{I} = 0,$	See Figure 2				-1.6	mA
IOS(H)	High-level short-circuit output current (see Note 4)	V _{IL} = 0.8 V,	$V_{O} = 0,$	See Figure 1	-4.5	-12	-19.5	mA
IOS(L)	Low-level short-circuit output current	V _{IH} = 2 V,	$V_{O} = 0,$	See Figure 1	4.5	12	19.5	mA
rO	Output resistance (see Note 5)	$V_{CC} = V_{DD} =$	$V_{SS} = 0$,	$V_{O} = -2 V$ to 2 V	300			Ω

NOTES: 3. The algebraic convention, where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only (e.g., if –10 V is maximum, the typical value is a more negative voltage).

4. Output short-circuit conditions must maintain the total power dissipation below absolute maximum ratings.

5. Test conditions are those specified by TIA/EIA-232-F and as listed above.

switching characteristics, V_{CC} = 5 V, V_{DD} = 12 V, V_{SS} = –12 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low- to high-level output		0. 45 -5			315	500	ns
^t PHL	Propagation delay time, high- to low-level output	$R_L = 3 k\Omega$ to 7 k Ω ,	C _L = 15 pF,	3 k Ω to 7 k Ω , C _L = 15 pF, See Figure 3		75	175	ns
L	Transition time, low- to	$R_L = 3 k\Omega$ to 7 k Ω ,	C _L = 15 pF,	See Figure 3		60	100	ns
^t TLH	high-level output	$R_L = 3 k\Omega$ to 7 k Ω ,	C _L = 2500 pF,	See Figure 3 and Note 6		1.7	2.5	μs
t	Transition time, high- to	$R_L = 3 k\Omega$ to 7 k Ω ,	C _L = 15 pF,	See Figure 3		40	75	ns
^t THL	low-level output	$R_L = 3 k\Omega$ to 7 k Ω ,	C _L = 2500 pF,	See Figure 3 and Note 6		1.5	2.5	μs

NOTE 6: Measured between ± 3-V and ± 3-V points of the output waveform (TIA/EIA-232-F conditions), all unused inputs are tied either high or low.



SLLS206C - MAY 1995 - REVISED JULY 1998

RECEIVER SECTION

electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP [†]	MAX	UNIT
\/	Positive-going input threshold voltage	See Figure 5	$T_A = 25^{\circ}C$	1.75	1.9	2.3	
VIT+	Positive-going input theshold voltage	See Figure 5	$T_A = 0^{\circ}C$ to 70 $^{\circ}C$	1.55		2.3	V
V_{IT-}	Negative-going input threshold voltage			0.75	0.97	1.25	v
V _{hys}	Input hysteresis voltage (V _{IT+} – V _{IT})			0.5			
Varia		10H = -0.5 mA	VIH = 0.75 V	2.6	4	5	V
VOH	High-level output voltage		Inputs open	2.6			v
VOL	Low-level input voltage	I _{OL} = 10 mA,	V _I = 3 V		0.2	0.45	V
I	High-level input current	V _I = 25 V,	See Figure 5	3.6		8.3	mA
ΊΗ	nginever liput current	V _I = 3 V,	See Figure 5	0.43			ША
1	Low level output ourront	$V_{I} = -25 V$,	See Figure 5	-3.6		-8.3	~^^
l IIL	Low-level output current	$V_{I} = -3 V,$	See Figure 5	-0.43			mA
los	Short-circuit output current	See Figure 4			-3.4	-12	mA

[†] All typical values are at $T_A = 25^{\circ}C$, $V_{CC} = 5$ V, $V_{DD} = 9$ V, and $V_{SS} = -9$ V.

switching characteristics, V_{CC} = 5 V, V_{DD} = 12 V, V_{SS} = -12 V, T_A = 25^{\circ}C

	PARAMETER	TEST CO	MIN	TYP	MAX	UNIT				
tPLH	Propagation delay time, low- to high-level output	C _L = 50 pF, See Figure 6				107	250	ns		
^t PHL	Propagation delay time, high- to low-level output			$R_L = 5 k\Omega$,		42	150	ns		
t _{TLH}	Transition time, low- to high-level output			See Figure 6	See Figure 6	See Figure 6	See Figure 6			175
^t THL	Transition time, high- to low-level output				16	60	ns			
^t PLH	Propagation delay time, low- to high-level output				100	160	ns			
^t PHL	Propagation delay time, high- to low-level output	C _L = 15 pF, See Figure 6	C _L = 15 pF,	$R_L = 1.5 \text{ k}\Omega$,		60	100	ns		
t _{TLH}	Transition time, low- to high-level output				90	175	ns			
^t THL	Transition time, high- to low-level output				15	50	ns			



SLLS206C - MAY 1995 - REVISED JULY 1998

PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Test Circuit for V_{OH} , V_{OL} , $I_{OS(H)}$, and $I_{OS(L)}$





Figure 2. Driver Test Circuit for IIH and IIL






Figure 3. Driver Test Circuit and Voltage Waveforms



SLLS206C - MAY 1995 - REVISED JULY 1998

PARAMETER MEASUREMENT INFORMATION




Figure 4. Receiver Test Circuit for IOS





Figure 5. Receiver Test Circuit for V_{IT} , V_{OH} , and V_{OL}




NOTES: A. The pulse generator has the following characteristics: $t_W = 25 \ \mu$ s, PRR = 20 kHz, $Z_O = 50 \ \Omega$, $t_f = t_f < 50 \ ns$. B. CL includes probe and jig capacitance.

Figure 6. Receiver Propagation and Transition Times




TYPICAL CHARACTERISTICS



DRIVER SECTION



SLLS206C - MAY 1995 - REVISED JULY 1998



TYPICAL CHARACTERISTICS

Figure 13



Figure 14

APPLICATION INFORMATION

Diodes placed in series with the V_{DD} and V_{SS} leads protect the GD75232 in the fault condition in which the device outputs are shorted to ± 15 V and the power supplies are at low and provide low-impedance paths to ground (see Figure 15).




Figure 15. Power-Supply Protection to Meet Power-Off Fault Conditions of TIA/EIA-232-F




Figure 16. Typical Connection



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated